Introduction
Integration of III-V semiconductors on Si substrates has been investigated for microwave and millimeter-wave devices and monolithic integrated circuits in the past. [1] [2] [3] The use of
GaAs-on-Si to replace GaAs substrate has the following advantages: high thermal conductivity, potential wafer-size expansion, mechanical hardness of substrates, and lower cost for Si substrates. [3] [4] [5] And recently there's a great interest of integrating III-V on Si substrate for low power logic application. High-electron-mobility transistors (HEMTs) with InAs channel layer using antimony (Sb)-based buffers have been studied in recent years. [6] [7] [8] [9] [10] The InAs layer was chosen as the channel material for the HEMT due to its high electron mobility and high quantum confinement in the channel region. In this paper, the growth of the Al 0.5 Ga 0.5 Sb/InAs HEMT on Si substrate for high speed electronic application is studied.
Experiment
There are two problems to be overcome for the growth of high-quality Al 0.5 Ga 0.5 Sb/InAs HEMT epitaxial layers on Si substrate. One is the strain induced by the large lattice mismatch of 11 % between the Al 0.5 Ga 0.5 Sb/InAs HEMT structure and the Si substrate, the other is the residual stress due to the large difference in the thermal expansion coefficients of these two material systems 11 . To obtain high-quality Al 0. by MOCVD. Finally, the Al 0.5 Ga 0.5 Sb/InAs HEMT was grown on top of the Ge layer by MBE system. The growth of the Al 0.5 Ga 0.5 Sb/InAs HEMT structure can be divided into two major parts: buffer layer growth and InAs channel layer growth. The growth of the buffer layers includes a GaAs layer, an AlSb layer, two GaSb/AlSb supperlattice and two Al 0.5 Ga 0.5 Sb layers, the buffer layers were grown before the channel region growth to accommodate the 7% lattice mismatch between the Al 0.5 Ga 0.5 Sb/InAs HEMT structure and the Ge layer. The growth temperature of the buffer layers was set at 560 0 C. A 1 µm GaAs layer was grown on Ge first. After that, a 100nm AlSb layer, a superlattice of 50nm with 10 pairs of GaSb/AlSb and a 1µm Al 0.5 Ga 0.5 Sb were grown layer by layer. Then, 50nm GaSb/AlSb superlattice (10 pairs), a 50nm Al 0.5 Ga 0.5 Sb layer, a 15nm InAs layer, a 13nm Al 0.5 Ga 0.5 Sb layer and a 3nm GaSb layer were grown. To obtain good quality InAs channel layer, the growth temperature was set at 520 0 C after the growth of the . The Al 0.5 Ga 0.5 Sb/InAs HEMT on Si structure grown is as shown in Figure 1. 
Results and Discussion
Because the Ge/Ge 0.95 Si 0.05 /Ge 0.9 Si 0.1 interface can be used to accommodate the strain induced by the large lattice mismatch, the upwardly propagated dislocations were bent sideward and terminated very effectively at the Si 0.05 Ge 0.95 /Si 0.1 Ge 0.9 and Ge/Si 0.05 Ge 0.95 interfaces. Figure 2 presents the TEM micrograph of the InAs layer. As can be seen in this figure, the defect density in the InAs layer was very low.
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InAs channel layer 15nm Al0.5Ga0.5Sb buffer layer Al0.5Ga0.5Sb schottky layer 13nm Fig. 2 . Cross-section of the TEM images of the InAs layer in the AlGaSb/InAs HEMT Figure 3 is the X-ray diffraction curve of the Al 0.5 Ga 0.5 Sb/InAs HEMT structure on Si substrate wafer. The diffraction pattern has seven major peaks and was identified as GaAs, Ge, Si, AlGaSb, InAs, AlSb and GaSb peaks respectively. It indicates that the crystalline quality of the HEMT epitaxial layers is very good. Very high room-temperature electron mobility of 27,300cm 2 
Conclusions
The cross-sectional TEM images of the AlGaSb/InAs HEMT on Ge show very smooth interfaces for the structure grown and very low defect density for the InAs channel layer. The X-ray diffraction patterns of the Al 0.5 Ga 0.5 Sb/InAs HEMT structure on Si substrate wafer clearly exhibited seven major peaks and the diffracted peaks indicated that the crystalline quality of the HEMT structure was very good. The room-temperature electron mobility of 27,300cm 2 
